VALUE1 @a( >NAME "ԭ m ԭ @ "!ԭ @ k @ "0k @ k m "k m ԭ m . p / DIL SOT-DILDIL3 . p / SOT k5 N$1 > > "_ vB "vB ) ) " ) ) ) k N$2 > > " p _ p X k N$3 > > "vB T _ T ") 8c vB T " 8c ) 8c @ X - N$4 > > "̹ T J T "J T 8c " 8c ! 8c @ - N$5 > > "!̹ p ! p @ -5 N$6 > > "̹ J "J ) " ) ! ) c dummy-packages SOT23-6 Small Outline Transistor 6 lead DIL06-3 Dual In Line Package 9 default EAGLE Design Rules
The default Design Rules have been set to cover a wide range of applications. Your particular design may have different requirements, so please make the necessary adjustments and save your customized design rules under a new name. (1*16) xV4 ' < ? ? ? ? ? ? ? ? ? ? 8c 2 dd^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ : IO"% default !Ce ͫ% !Ce ͫ,h< % !Ce ͫm% !Ce ͫ.}% !Ce ͫ% !Ce ͫ0-% !Ce ͫ!q% !Ce ͫ